Information about Ibm 801
The 801 was a RISC CPU designed by IBM in the 1970s, and used in various roles in IBM until the 1980s.
The 801 started as a pure research project led by John Cocke at the Thomas J. Watson Research Center in building 801. They were looking for ways to improve performance of their existing machines, studying traces of programs running on System/370 mainframes and looking at the compiler code. From this project led the idea that it was possible to make a very small and very fast core, which could then be used to implement the microcode for any machine.
The project then moved on to produce the design as a CPU, also called the 801. The resulting CPU was operational by the summer of 1980 and was implemented using Motorola MECL-10K technology on large wire wrapped custom boards. The CPU was clocked at 66 ns cycles (approximately 15.15 MHz) and could compute at the then-fast speed of approximately 15 MIPS. This prototype design was a 24-bit implementation without virtual memory. The 801 architecture was used in a variety of IBM devices including channel controllers for their 370 mainframes, various networking devices, and eventually the IBM 9370 mainframe core itself.
In the early 1980s the lessons learned on the 801 were put back into the new America Project, which led to the IBM POWER architecture and the RS/6000 deskside scientific microcomputer.
John Cocke later won both the Turing award and the Presidential Medal of Science for his work on the 801.
..... Click the link for more information.
The 801 started as a pure research project led by John Cocke at the Thomas J. Watson Research Center in building 801. They were looking for ways to improve performance of their existing machines, studying traces of programs running on System/370 mainframes and looking at the compiler code. From this project led the idea that it was possible to make a very small and very fast core, which could then be used to implement the microcode for any machine.
The project then moved on to produce the design as a CPU, also called the 801. The resulting CPU was operational by the summer of 1980 and was implemented using Motorola MECL-10K technology on large wire wrapped custom boards. The CPU was clocked at 66 ns cycles (approximately 15.15 MHz) and could compute at the then-fast speed of approximately 15 MIPS. This prototype design was a 24-bit implementation without virtual memory. The 801 architecture was used in a variety of IBM devices including channel controllers for their 370 mainframes, various networking devices, and eventually the IBM 9370 mainframe core itself.
In the early 1980s the lessons learned on the 801 were put back into the new America Project, which led to the IBM POWER architecture and the RS/6000 deskside scientific microcomputer.
John Cocke later won both the Turing award and the Presidential Medal of Science for his work on the 801.
External links
- The evolution of RISC technology at IBM by John Cocke – IBM Journal of R&D, Volume 44, Numbers 1/2, p.48 (2000)
reduced instruction set computer (RISC, pronounced like "risk") is a CPU design philosophy that favors an instruction set reduced both in size and complexity of addressing modes, in order to enable easier implementation, greater instruction level parallelism, and
..... Click the link for more information.
..... Click the link for more information.
central processing unit (CPU), or sometimes simply processor, is the component in a digital computer capable of executing a program.(Knott 1974) It interprets computer program instructions and processes data.
..... Click the link for more information.
..... Click the link for more information.
International Business Machines Corporation
Public (NYSE: IBM )
Founded 1889, incorporated 1911
Headquarters Armonk, New York, USA
Key people Samuel J.
..... Click the link for more information.
Public (NYSE: IBM )
Founded 1889, incorporated 1911
Headquarters Armonk, New York, USA
Key people Samuel J.
..... Click the link for more information.
John Cocke
Born May 30 1925
Charlotte, North Carolina
Died July 16 2002 (aged 77)
Valhalla, New York
..... Click the link for more information.
Born May 30 1925
Charlotte, North Carolina
Died July 16 2002 (aged 77)
Valhalla, New York
..... Click the link for more information.
The Thomas J. Watson Research Center is the headquarters for the IBM Research Division.
The center is on three sites, with the main laboratory in Yorktown Heights, New York, 45 miles north of New York City, a building in Hawthorne, New York, and offices in Cambridge,
..... Click the link for more information.
The center is on three sites, with the main laboratory in Yorktown Heights, New York, 45 miles north of New York City, a building in Hawthorne, New York, and offices in Cambridge,
..... Click the link for more information.
IBM System/370 (often: S/370) was a model range of IBM mainframes announced on June 30, 1970 as the successors to the System/360 family. The series maintained backward compatibility with the S/360, allowing an easy migration path for customers; this, plus improved
..... Click the link for more information.
..... Click the link for more information.
A microprogram implements a CPU instruction set. Just as a single high level language statement is compiled to a series of machine instructions (load, store, shift, etc), in a CPU using microcode, each machine instruction is in turn implemented by a series of microinstructions,
..... Click the link for more information.
..... Click the link for more information.
Instructions per second (IPS) is a measure of a computer's processor speed. Many reported IPS values have represented "peak" execution rates on artificial instruction sequences with few branches, whereas realistic workloads consist of a mix of instructions and even applications,
..... Click the link for more information.
..... Click the link for more information.
- This article is about the computer term. For the TBN game show, see Virtual Memory (game show).
..... Click the link for more information.
In computer science, channel I/O is a generic term that refers to an advanced, high-performance input/output architecture that is implemented in various forms on a number of computer architectures, especially on mainframe computers.
..... Click the link for more information.
..... Click the link for more information.
POWER is a RISC instruction set architecture designed by IBM. The name is a backronym for Performance Optimization With Enhanced RISC.
..... Click the link for more information.
..... Click the link for more information.
John Cocke
Born May 30 1925
Charlotte, North Carolina
Died July 16 2002 (aged 77)
Valhalla, New York
..... Click the link for more information.
Born May 30 1925
Charlotte, North Carolina
Died July 16 2002 (aged 77)
Valhalla, New York
..... Click the link for more information.
The A.M. Turing Award is given annually by the Association for Computing Machinery to a person selected for contributions of a technical nature made to the computing community. The contributions should be of lasting and major technical importance to the computer field.
..... Click the link for more information.
..... Click the link for more information.
National Medal of Science
Awarded for Outstanding contributions to the physical, biological, mathematical, engineering, or social and behavioral sciences
Presented by President of the United States
Country United States
..... Click the link for more information.
Awarded for Outstanding contributions to the physical, biological, mathematical, engineering, or social and behavioral sciences
Presented by President of the United States
Country United States
..... Click the link for more information.
This article is copied from an article on Wikipedia.org - the free encyclopedia created and edited by online user community. The text was not checked or edited by anyone on our staff. Although the vast majority of the wikipedia encyclopedia articles provide accurate and timely information please do not assume the accuracy of any particular article. This article is distributed under the terms of GNU Free Documentation License.
Herod_Archelaus
